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Abstract—We study the resistive switching (RS) mechanism as
way to obtain multi-level memory cell (MLC) devices. In a MLC
more than one bit of information can be stored in each cell. Here
we identify one of the main conceptual difficulties that prevented
the implementation of RS-based MLCs. We present a method to
overcome these difficulties and to implement a 6-bit MLC device
with a manganite-based RS device. This is done by precisely
setting the remnant resistance of the RS-device to an arbitrary
value. Our MLC system demonstrates that transition metal oxide
non-volatile memories may compete with the currently available
MLCs.
Index Terms—Multilevel cell, Resistive switching, Non-volatile
memory, ReRAM .
I. INTRODUCTION
During the last decade, the development of non-volatile
electronic memories based on the resistive switching (RS)
effect in transition metal oxides made a huge progress, becom-
ing one of the promising candidates to substitute the standard
technologies in a near future. RS refers to the reversible change
of the resistance of a nanometer-sized media by the application
of electrical pulses [1]–[6].
Though immediately after the discovery of the reversible
RS effect in transition metal oxides its application for multi-
level cell memories (MLC) was envisioned [7]–[11], reports
so far chiefly focused on single-level cell (SLC) devices [1],
[3]. Unlike SLC, which can only store one-bit per cell, MLC
memories may store multiple bits in a single cell [12]. MLCs
of up to 4 bits (16 levels) are currently available based in both,
standard Flash [13] and phase-change [14] technologies.
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Fig. 1. Experimental Results. Random memory level sequence stored in the
6-bit MLC. The plot presents the memory states during 50 readings (at 10
Hz) for each stored value. For a 6-bit MLC, the working memory range is
divided into 64 levels (as indicated in the inset).
In an n-bit RS-based MLC memory, one has to encode the
2n memory levels as distinct resistance states. Thus, the 2n
memory states can be identified with each one of the consecu-
tive and adjacent resistance “bins” of width4R = Ri+1−Ri,
with i = 1, 2, ..2n. To store the ith memory state the device
has to be “SET” to the corresponding bin, ie Ri < R < Ri+1.
The requirement of non-volatility implies that the value should
remain within that bin, even after the input is disconnected or
the memory state is read out. In Fig. 1 we plot data of a random
sequence of stored memory states in our implementation of
a 64-level (6-bit) MLC. For practical convenience resistance
levels are translated into voltage levels by a fixed bias current.
The central component of the MLC is a RS device of
a resistance R, whose magnitude can be changed by ap-
plication of a current pulse Ipulse. The resistance change
depends on Ipulse through a highly non-trivial function f ;
4R = f (Ipulse) . The function f is usually unknown,
however, an important general requirement for non-volatile
memory applications using RS is that f = 0 for currents
below a given threshold. This allows to sense (ie, read-out)
a stored memory state, ie the so called remnant resistance
Rrem, injecting a bias current |I0| < |Ith| without modifying
the stored information. Thus, Rrem ≡ R (I0), |I0| < |Ith|.
A two level memory can be simply implemented by pulsing
a RS-device strongly with opposite polarities and sensing the
corresponding high and low R states with a weak bias current.
However, the previous observation of a current threshold has
an important consequence for the implementation of MLC
memories. In fact, in order to implement an MLC one should
be able to tune the value of Rrem to any desired value.
The better the control on this tuning, the better the ability
to define the “bins” and a larger number of bits could be
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2Fig. 2. Left: Three-contact setup of the RS-device. Right: Schematic rep-
resentation of the physical mechanism of resistive switching in Ag/LPCMO.
The current pulses progressively change the profile of the oxygen vacancies
within a nanometer-sized region in proximity to the Ag contacts. We define
positive pulses those flowing from the electrode towards the LPCMO.
Fig. 3. Block diagram of the implementation. The switch commutes the
system between a read state, where the resistance of the RS-device is sense
with I0, and a write state where current pulses are applied in order to cancel
the difference between VIN and VOUT . When WR is deactivated, Ipulse is
force to zero.
coded in the MLC. In principle, a perfect knowledge of the
function f should allow for this, but in practice the function
is not known. Yet, any reasonable form of f would allow
to tune any arbitrary memory state by applying a sequence
of pulses of decreasing intensity, following a simple “zero-
finding” algorithm as in standard control circuit. Nevertheless,
the requirement of a threshold current difficult the fine tuning,
as small corrections beneath |Ith| have no effect. In practice,
the dead-zone introduced by relatively large values of |Ith|
prevents a straightforward implementation of RS-device as
MLC memories with a large number of levels. Below we shall
demonstrate how this conceptual problem can be overcome,
and exhibit the implementation of a 64-level MLC.
II. IMPLEMENTATION
We adopt a manganite-based RS-device, made by
depositing silver contacts on a sintered pellet of
La0.325Pr0.3Ca0.375MnO3 (LPCMO) [15]. A RS-device
is defined between the pulsed Ag/LPCMO and a second
non-pulsed contact. A third electrode (earth) is required in a
minimal 3-contact configuration setup.
A requirement for our MLC is that the RS-device operates
in bipolar RS mode [1]–[3], ie, depending on the pulse polarity
the remnant resistance either increases or decreases.
It is now well established that the mechanism behind
bipolar RS is the redistribution of oxygen vacancies, within
the nanometer-scale region of the sample in contact with the
electrodes [2]. In the case of LPCMO, the oxygen vacancies
significantly increase its resistivity because the electrical trans-
port relies on the double-exchange mechanism mediated by the
oxygen atoms [16].
Pulsing an electrical current trough the contact will produce
a large electric field at the interface due to the high resistivity
of the Ag/LPCMO Schottky barrier. If the pulse is strong
enough, it will enable the migration oxygen ions across the
barrier, modifying the concentration of vacancies and, hence,
changing the interface resistance. The ionic migration remains
always near the interface and does not penetrate deep into the
bulk, since the much larger conductivity there prevents the
development of high electric fields. Thus, the RS effect re-
mains confined to a nanometer-sized region near the interface,
as schematically depicted in Fig. 2.
We now introduce a practical implementation of an RS-
based MLC that produced the results shown in Fig. 1. We
used an Ag/LPCMO interface and off-the-shelf electronic
components. The block diagram of the concept is presented in
Fig. 3 and the schematics and technical details are included in
the Appendix. We envisage an implementation of an RS-based
MLC memory chip where the storage core is a set of many
RS-units with a single common control circuit. The common
control would set each of the individual RS-units, one at a
time, thus resembling the concept of the refresh logic circuit in
the DRAMs. In this work we demonstrate the implementation
of the control circuit with a single RS memory unit.
Key to our MLC implementation is to adopt a discrete-
time algorithm that overcomes the problems discussed above
[17], and which we describe next. The required memory state
Ri is coded in terms of a VIN , while VOUT indicates the
actual stored value (Fig. 3). The system iteratively applies
pulses Ipulse of a strength that is an estimate of the required
value to set the target state VIN , eventually converging to it.
This discrete-time feedback loop continuously cycles between
2 stages; “probe” and “correct”. In probe stage the switch
connects the RS-device to the current source I0 in order to
sense the remnant resistance. In the correct stage, the switch
connects the RS-device to a pulse generator that applies a
corrective pulse Ipulse, of a strength that is obtained from the
difference between the delayed VOUT and the target value VIN
as follows,
Ipulse [k] = KP e [k] +KI
k∑
i=0
e [i] , (1)
where the error signal e [k] = VOUT [k − 1] − VIN [k] is
the change required in the output voltage and Ipulse [k] :=
Ipulse
(
k f−1CLK
)
, being fCLK the frequency of the system clock
and k an integer. KP and KI are generic proportional and
integral constants respectively with AV unit, being A and V the
electric current and voltage units. The first term of the equation
represents a proportional estimator. The second term prevents
the system to get stuck in a condition where |Ipulse| < |Ith|.
In fact, for low e [k] a pulse of strength KP e [k − 1] would
lay below the threshold, thus not producing any further change
3Fig. 4. Discrete-time model. In each cycle the input signal R (z) is compared
with the output signal C (z) after being delayed, generating the error signal
E (z). Based on this signal, the estimator generates the corrective pulses
Ipulse (z).
in the state of the system. The magnitude of the second term
linearly increases in time, thus making Ipulse to eventually
overcome the threshold and correct the output voltage in the
desired direction.
Notice that even if this approach resembles a standard
proportional-integral (PI) control loop with dead-zone, there
are substantial differences. First, the remnant resistance read-
ing and the correcting pulse application occur at different
times. This requires the addition of the continuously commut-
ing switch. Second, we also needed the introduction of a delay,
implemented as a sample and hold circuit, as is required for the
feedback path. These differences and the strong non-linearity
in f makes the stability analysis of this approach (which also
depends on specific values of KP and KI ) a significant issue
that we describe below.
III. STABILITY ANALYSIS
A. Discrete-Time Model
The study of the system stability is based on the discrete-
time model presented in Fig. 4. In the z-domain, Eq. 1 becomes
Ipulse (z) = E (z)
(
KP +
KI
1− z−1
)
. (2)
The resulting Rrem after these corrective pulses is probed
by connecting the RS-device to the bias current source (I0),
obtaining the output signal c [k](C (z) in z-domain). In the
next cycle, it will be compared to the reference input r [k + 1]
generating the error signal e [k + 1]. This fact implies the 1-
cycle delay z−1.
Central to the present proposal is the following equation, a
discrete-time model for the RS-device:
Rrem [k] = R0 +R1
k∑
j=−∞
NL (Ipulse [j]) , (3)
where R0 and R1, having resistance units, are an offset and a
proportionality factor respectively. NL is a non-linear function
that has to be defined on the basis of the general behavior
of a RS-device operating in bipolar mode. In this model the
Rrem is calculated by integrating the writing pulses after been
weighted by the NL function. In this way, we model the
possible change of the device resistance after the k-th pulse as
4Rrem [k] = Rrem [k]−Rrem [k − 1] = R1NL (Ipulse [k]).
A concrete implementation of NL is presented below
NL [k] =

(Ipulse [k] + Ith)
1
A Ipulse [k] < −Ith
0 −Ith < Ipulse [k] < Ith
(Ipulse [k]− Ith) u1 Ipulse [k] > Ith .
(4)
The unit of u1 is 1A .When a negative signal exceeds the
threshold Ipulse [k] < −Ith, Rrem decreases as a linear
function of Ipulse [k] with slope 1 ΩA . For a positive signal
greater than Ith, Rrem increases with slope u1Ω. For the sake
of stability analysis Eq. 3 is simplified as:
c [k] = V
k∑
j=−∞
NL (Ipulse [j]) . (5)
In this way, the analysis is not considering any instability
when sensing Rrem with I0. Indeed, our actual implemen-
tation did not present any critical issue at this level (see the
Appendix). From now on, unit-step sequence is considered
as input signal [18]. The steady-state error for the system
with KI = 0 (just proportional control) and u1 = 1A−1
is es = limk→∞ e [k] = IthKP , then the steady-state response
is cs = 1 − IthKP . In fact, Fig. 5(a) shows that the system
converges to the required set-point only for Ith = 0. The
system arrives to this condition because when |e [k]| ≤ IthKP
the excitation of the RS-device is |I [k]| ≤ Ith, i.e. lower
than the minimum voltage required to produce a change in
Rrem. A proportional control that enters into this condition,
remains there indefinitely. The integral term in Eq. 2, that
turns the system into a PI control, avoids the problem; when
continuously integrated, e [k] makes Ipulse [k] to eventually
overcome the threshold |Ith|. See Fig. 5(b) and (c).
B. Analysis without NL
We begin by considering the simplified situation where the
stability is analyzed by removing the nonlinearities introduced
by NL [k] (u1 = 1A−1 and Ith = 0). The transfer function
of the system is C(z)R(z) =
KP+KI−KP z−1
1+(KP+KI−2) z−1+(1−KP ) z−2 . For
KI = 0.25
A
V (typical value) the system is critically damped
when KP = 0.75AV , and remains stable for KP < 1.875
A
V .
Increasing KI moves the location of the poles following |z| =
1, arriving to z = −1 when KI = 4AV , where the system
becomes unstable for any KP (see Fig. 5 (m)).
C. Analysis with NL
Although the introduction of nonlinearities in Eq. 4 does
not allow to study the system analytically, as in the previous
section, its response might be numerically simulated. In fact,
simulations where performed in the k-space by solving Eq. 5,
after substituting Ipulse [k] (Eq. 1) and NL [k] (Eq. 4). For the
computation of e [k], we assigned VOUT [k] = c [k] and the
unitary step function at the input (ie. VIN [k ≥ 0] = 1V ).
Fig. 5 (d-f) shows this simulated response of the system for
three sets {KP ,KI} corresponding to representative position
of the poles of the equivalent system without nonlinearities.
Fig. 5 (g-i) shows the effect of introducing the threshold
(Ith 6= 0) for the same set {KP ,KI}. The system response is
qualitatively the same with the addition of periods where c [k]
is “frozen” because |Ipulse [k]| ≤ Ith, while the integral term
is growing. Fig. 5 (j-l) shows the effect of further introducing
asymmetry into the nonlinear function u1 6= 1A−1. The effect
that this nonlinearity introduces when u1 < 1A−1 is equivalent
to reducing the gain of the system for Ipulse [k] > 0 (see Eq.
4Fig. 5. Simulated output c [k] of the system upon an unitary-step input for a proportional control (a) and for a proportional-integral control loop (b). (c)
is the excitation Ipulse [k] applied to the RS-device model corresponding to (b). c [k] does not change when
∣∣Ipulse [k]∣∣ ≤ 0.1A. u1 = 1A−1 in all these
plots. Panels d-l present different conditions for non-zero KP (indicated in the panels), and KI = 0.25. (m) Root locus for the system without NL. KI and
KP are indicated in AV units and Ith in Amperes.
4). In fact, Fig. 5(j) evidences a clear difference between the
system speed when c [k] is increasing as compared to the speed
when c [k] is decreasing. The case for u1 > 1A−1 is equivalent
to a case where u1 → u−11 and KP → KP u−11 .
Simulations also show a change in the stability limit as
reported in the following table:
Ith (A) u1 (
1
A ) stability limit (KI = 0.25)
0 1 KP = 1.875
0.1 1 KP = 1.969
0.1 0.1 KP = 11.1181
Summarizing, the simulations show that the system stability
is not compromised after the introduction of nonlinearities,
even if in some conditions, the system might require a con-
siderably higher number of cycles to stabilize.
IV. RESULTS
Two tests were done to evaluate the performance of the
MLC memory. Experimental results for the memory retention
test are presented in Fig. 6. We emphasize that the relatively
slow operation speed of our memory MLC would be dramat-
ically improved upon device miniaturization and integration.
For simplicity, we sampled a random subset of 16 out of 64
different voltages uniformly distributed along the operative
range (Fig. 6(a)). Each write and read cycle had a duration
of 13 seconds. In the first 5 s the WR signal was active and
a memory value was SET. After a memory value was SET,
we observed a small relaxation of VOUT with time constant
of τ ∼1.6 s. The value of VOUT remained essentially stable
afterwards. Thus, for the sake of performing a large number
measurements, we only monitored the memory retentivity
during the 5 time-constants (ie, 8 seconds) that immediately
followed the SET. Within that period, the WR signal was
inactive, and the memory state stored in VOUT was probed
every 0.1 s (ie, the memory was read out 80 times).
In Fig. 6(b) we present the histogram of the distribution of
observed errors in the reading of a given stored memory value.
Fig. 6. Retentivity of the LPCMO-based MLC. (a), VOUT continuously
sampled at 10 reading per second. During the readings indicated with the
red bars the signal WR was active; the output value accurately follows the
sequence of input values that is randomly chosen on the grid. During the
readings indicated with blue bars, no pulses were applied to the RS-device,
resulting in a drift. (b) Histogram of the last read value of the memory in
each cycle (ie, last value of blue sections). The horizontal bars denote the
∆R intervals corresponding to a 16, 32 and 64 level devices. The location of
the bars are chosen so to minimize the error probability (ie, area of histogram
outside the interval).
The observed values correspond to the remnant resistance
of the memory cell, after reading it 80 times at a 10 Hz
rate, following the SET. The histogram is constructed from
a sequence of 460 memory state recordings.
The finite dispersion of the histogram is the main limitation
for implementing a high number of memory levels. To easily
visualize the retentivity performance of the memory for in-
creasing number of levels, we indicate with horizontal bars the
resistance interval ∆R ( =∆V/I0) that corresponds to having a
16, 32 and 64 MLC memory (ie, 4, 5 and 6 bits, respectively).
The probability of error in storing a memory state corresponds
to the area of the histogram that lays outside the resistance
interval normalized to the total area. With a confidence level
of 95%, the probability that the MLC fails to retain a stored
state is 0.21±0.05 for a 64-level system (6 bit MLC). This
error probability rapidly improves as the number of levels is
decreased, being < 0.012 for a 16-level MLC.
The previous data on the performance of the memory can
also be expressed in terms of the bit error rates (BER). In our
MLC, we find BER≤0.006 for the 16-level system, BER≤0.07
5Fig. 7. Simplified circuit of the proposed implementation with its correspond-
ing timing diagram. In this proof-of-concept implementation fCLK =33Hz,
tBIAS = 1.7ms, tRD = 0.25ms and tWR = 120µs.
for the 32-level system and BER≤0.1 for the 64-level system.
Lower error probabilities for bits than for levels, reflects the
fact that, typically, the error corresponds to the memory level
drifting to an immediate neighbor level (that often shares a
large number of bits).
V. CONCLUSIONS
In conclusion, we have introduced a feedback algorithm
to precisely set the remnant resistance of a RS-device to an
arbitrary desired value within the device working range. This
overcomes the conceptual problem of fine tuning a resistance
value in non-volatile RS-devices for MLC applications, due
the presence of a threshold current behavior. The feedback
configuration is intrinsically time-discrete, since it is based
on read / write sequences. The overhead in the writing time
introduced in this feedback system may be a limitation for
its utilization as primary memory in a computer system, but
it can easily compete with actual speed of the current mass
storage devices (flash memories). The applicability of the
concept to implement an n-bit MLC memory was successfully
demonstrated for n = 4, 5 and 6, with an LPCMO-based
circuit; which clearly illustrates the critical trade-off between
BER, number of memory levels and (power and area) overhead
of the control circuitry.
APPENDIX
SCHEMATICS AND TECHNICAL DETAILS OF THE CIRCUIT
Fig. 7 shows a simplified circuit of our implementation.
The “estimator” circuit (see Fig. 3 and Fig. 4) is implemented
by IC100D, IC101A and the high-current buffer A3 (and
associated components). It compares the output of the “sample
and hold” (S&H) against the input signal divided by 2, and
then computes the PI function. KP and KI are set by means
of P101 and P100 respectively.
During the “correct” state, corrective pulses are applied to
the RS-devices (LPCMO), by closing S1 during tWR = 120µs.
C102 and R109 introduce a time constant of ∼ 13µs, reducing
the rise time of the pulses in order to avoid overshoots. In
the “probe” state, IC103B closes first and tRD = 0.25ms
after, IC103A. Also, S4 clamps the inverting input of A3
to ∼V+. The timing of the circuit is generated by a timing
circuit based on the master clock CLK (see Fig. 7). A current
I0 ≈ V+R113‖R109 ≈ 120µA flows trough the LPCMO (V+ =
7.5V, V- = -7.5V). The voltage drop at the switching interface
of the RS-device (ranging 20-50 mV) is amplified by the
instrumentation amplifier A1 (gain=21), eventually setting the
voltage at the output of the S&H. Both interfaces of the RS-
device behave complementary (ie. when one interface reduces
its resistance, the other increases [2]), then the total drop across
the device is ∼70 mV and quite insensitive to the state, and
therefore, I0.
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